基于RISC-V的异构系统任务管理机制设计与研究

苏鹏; 景乃锋

Chinese

您当前的位置：

首页 >

文章列表页 >

基于RISC-V的异构系统任务管理机制设计与研究

更新时间：2026-09-04

- 基于RISC-V的异构系统任务管理机制设计与研究
- Design and research of task management mechanism based on RISC-V heterogeneous system
- 微电子学与计算机 2020年37卷第9期页码：6-10
- 作者机构：
  
  上海交通大学电子信息与电气工程学院,上海,200240
- 作者简介：
- 基金信息：
- DOI：
  中图分类号：
- 纸质出版：2020
- 稿件说明：
移动端阅览
苏鹏, 景乃锋. 基于RISC-V的异构系统任务管理机制设计与研究[J]. 微电子学与计算机, 2020, 37(9): 6-10.

SU Peng, JING Nai-feng. Design and research of task management mechanism based on RISC-V heterogeneous system[J]. 2020, 37(9): 6-10.
苏鹏, 景乃锋. 基于RISC-V的异构系统任务管理机制设计与研究[J]. 微电子学与计算机, 2020, 37(9): 6-10. DOI：

SU Peng, JING Nai-feng. Design and research of task management mechanism based on RISC-V heterogeneous system[J]. 2020, 37(9): 6-10. DOI：

摘要

随着当前面向特定领域加速器设计的快速发展，基于加速器的异构系统是计算架构设计发展的新趋势.但复杂的异构系统对编程方式以及处理器和加速器之间的高效交互提出了挑战.如何描述主处理器和加速器的计算任务，降低两者之间的数据传输代价，并让处理器高效地完成对加速器的任务管理调度是保证异构系统性能的关键技术.本文基于一种以数据流为驱动的可重构阵列，基于工作特点，通过对其驱动方式、数据流向、输入输出等进行抽象，提出了一种与主控之间任务管理机制和互连方式，包括硬件的主机接口，软件的任务管理系统等，并基于RISC-V指令集的Rocket Core上实现并验证.

Abstract

With the rapid development of design for specific fields accelerator

heterogeneous system based on accelerator is a new trend of computing architecture design. However

the complex heterogeneous system challenges the programming mode and the efficient interaction between processor and accelerator. How to describe the computing tasks between the main processor and the accelerator

and how to reduce the cost of data transmission between them

and how to make the processor efficiently complete the task management and scheduling of the accelerator are the key technology to ensure the performance of heterogeneous systems. Based on a reconfigurable array driven by data flow

this paper proposes a task management mechanism and interconnection mode with the master controller by abstracting its driving mode

data flow direction

input and output

including the host interface of hardware

task management system of software

etc.

which is implemented and verified on Rocket Core based on risc-v instruction.

关键词

Keywords

references

NAJAFI N, CLAYTON K W, BAER W, et al. An architecture and interface for VLSI sensors[C]// IEEE Solid-state Sensor % Actuator Workshop. Hilton Head Island, SC, USA, IEEE, 1988.

ASANOVIC K, AVIZIENIS R, BACHRACH J, et al. The rocket chip generator[J]. EECS Department, University of California. Berkeley, Tech. Rep. UCB/EECS-2016-17, 2016.

XIONG P X. Programming Guide For RT Thread Real Time Operating System[R]. Shanghai: RT-Thread Studio. 2010.

MARONGIU A, CAPOTONDI A, TAGLIAVINI G, et al. Simplifying Many-Core-Based Heterogeneous SoC Programming With Offload Directives[J]. IEEE Transactions on Industrial Informatics, 2015, 11(4):957-967. DOI: 957

FIOLHAIS L, GONÇALVES F, DUARTE R P, et al. Low Energy Heterogeneous Computing with Multiple RISC-V and CGRA Cores[C]// 2019 IEEE International Symposium on Circuits and Systems (ISCAS). Sapporo, Japan, 2019.

SUN Y X. Hardware Design And Realization Of Semaphore Management In RTOS[D]. Qingdao: Qingdao University, 2015.

ZHANG Y N, MA M M, LI K N. Brief History And Prospect Of Coprocessors[J]. China Science and Technology Information, 2008(13):115-117. DOI: 115

LI Y Y, PANG J M, LI Y B. Multi-dimensional Parallelism Recognition Method Of Nested Loop For Many-core Processors[J]. Application Research of Computers, 2018, 35(11):117-120. DOI: 117

浏览量

下载量

CSCD

文章被引用时，请邮件提醒。

提交

工具集

关联资源

低功耗设计的双链电源关断策略的实现与验证

基于区块链的AI生成内容溯源框架设计研究

超低功耗实时时钟电路的设计

基于多尺度融合与小目标增强的航拍车辆检测算法

大模型发展综述：从BERT到Deepseek的技术演进