JAVIER TOLEDO-MOREO F, JAVIER MARTíNEZ-ALVAREZ J, JAVIER GARRIGóS-GUERRRE F, et al. FPGA-based architecture for the real-time computation of 2-D convolution with large kernel size[J]. Journal of Systems Architecture, 2012, 58(8): 277-285. DOI: 277

NNADANA N, DIVYA KIRAN, HARIHARAN RAMASANGU. FPGA Implementation of Efficient Convolution Architecture for CNN[J]. RUAS-SAS Tech Journal, 2017, 17(1): 25-28. DOI: 25

ALMUDENA LINDOSO, LUIS ENTRENA. High performance FPGA-based image correlation[J]. Journal of Real-Time Image Processing. 2007, 2(4): 223-233. DOI: 223

DI CARLO S, GAMBARDELLA G, INDACO M, et al.. An area-efficient 2-D convolution implementation on FPGA for space applications[C]// IEEE 6th International Design and Test Workshop (IDT), 2011: 11-14.

METEB M ALTAF, EBALL H AHMAD, LI W, et al. An ultra- high-speed FPGA based digital correlation processor[C]//IEICE Electronics Express, 2015, 12(8): 1-7.

VINAY SRIRAM, DAVID KEARNEY. A FPGA implementation of variable kernel convolution[C]//8th International Conference on Parallel and Distributed Computing, Applications and Technologies, 2007: 105-109.

JAKOB C, SCHWARZBACHER A T, HOPPE B, et al. A FPGA Optimised Digital Real-Time Mutichannel Correlator Architecture[C]//10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007), 2007: 35-42.

朱永松, 国澄明.基于相关系数的相关匹配算法的研究[J].信号处理, 2003, 19 (6) : 531-534. DOI: 531

AMILA CABRAL, AJITH PASQUAL. FPGA Implementation of Normalized Cross-Correlation for Real-time Template Matching in Dynamic Search Windows[C]//17th ERU Research Symposium, 2011: 121-124.

ARRIGO BENEDETTI, ANDREA PRATI, NELLO SCARABOTTOLO. Image Convolution on FPGAs: the Implementation of a Multi- FPGA FIFO Structure[C]//Proceedings of the 24th Euromicro Conference, 1998: 123-130.