基于ADC噪声分布的亚皮秒级时钟抖动测试方法

刘洁; 王轩; 龚科; 马伟; 周国昌; 袁雅婧

Chinese

您当前的位置：

首页 >

文章列表页 >

基于ADC噪声分布的亚皮秒级时钟抖动测试方法

更新时间：2026-09-04

- 基于ADC噪声分布的亚皮秒级时钟抖动测试方法
- Sub-picosecond level clock jitter measurement technique based on ADC noise distribution
- 微电子学与计算机 2020年37卷第3期页码：71-75
- 作者机构：
  
  1. 中国空间技术研究院机构西安分院,陕西,西安,710100
  2. 许昌学院机构,河南,许昌,461000
- 作者简介：
- 基金信息：
- DOI：
  中图分类号：
- 纸质出版：2020
- 稿件说明：
移动端阅览
刘洁, 王轩, 龚科, 马伟, 周国昌, 袁雅婧. 基于ADC噪声分布的亚皮秒级时钟抖动测试方法[J]. 微电子学与计算机, 2020, 37(3): 71-75, 82.

LIU Jie, WANG Xuan, GONG Ke, et al. Sub-picosecond level clock jitter measurement technique based on ADC noise distribution[J]. 2020, 37(3): 71-75.
刘洁, 王轩, 龚科, 马伟, 周国昌, 袁雅婧. 基于ADC噪声分布的亚皮秒级时钟抖动测试方法[J]. 微电子学与计算机, 2020, 37(3): 71-75, 82. DOI：

LIU Jie, WANG Xuan, GONG Ke, et al. Sub-picosecond level clock jitter measurement technique based on ADC noise distribution[J]. 2020, 37(3): 71-75. DOI：

摘要

针对时钟抖动与ADC信噪比的关系，提出了一种基于ADC噪底能量分布的亚皮秒级时钟抖动的测试方法.通过建立ADC的采样误差模型，推导出时钟抖动引起的采样误差表达式，分析了时钟抖动造成的采样精度与采样频率上限

剥离出不同频点ADC噪声的成因，从而得到利用双频点采样的时钟亚皮秒级抖动测试方法.并对该方法进行了仿真和测试验证，结果显示GHz以上频率的时钟亚皮秒级抖动测试误差小于10 fs，表明该方法简洁、有效，具有很高的测试精度.

Abstract

For the affection of clock jitter on signal-to-noise ratio (SNR)

a novel technique of measuring sub-picosecond level clock jitter based on ADC noise distribution is proposed. By modeling the sampling error of ADC

the mathematical formula of sampling error caused by clock jitter was observed. It also presented the highest frequency of sampled signal limited by SNR. For the different determinant of sampling noise

the measure of sub-picosecond level clock jitter by two frequency sampling was observed. All the conclusions were verified by simulation and test. The results show the test error is less than 10fS in clock jitter measurement up to a signal frequency of 1.6GHz

which indicated that the proposed method had a characterization of easy operation and high resolution.

关键词

Keywords

references

JOSHUA LIANG, ALI SHEIHOLESLAMI, HIROTAKA TAMURA, et al.On-chip jitter measurement using jitter injection in a 28Gb/s PI-Based CDR[J]. IEEE Journal of Solid-state Circuits, 2018, 53(3): 750-761. DOI: 750

JOSHUA LIANG, CURTIS R. MENYUK. Computation of the timing jitter, phase jitter, and line width of a similariton[J]. Journal of Optical Society of America B, 2018, 35(5): 1200-1210. DOI: 1200

HEYDARI P. Analysis of the PLL jitter due to power/ground and substrate noise[J]. IEEE Trans on Circuits and Systems I, 2004, 51(12):2404-2416. DOI: 2404

ALFIO ZANCHI, CARLO SAMORI. Analysis and characterization of the effects of clock jitter in A/D convers for subsampling[J]. IEEE Transactions on Circuits and systems, 2008, 55(2): 522-534. DOI: 522

DEMIR A. Computing timing jitter from phase noise spectra for oscillators and phse-locked loops with white and 1/f noise[J]. IEEE Trans on Circuits and Systems I, 2006, 53(9):1869-1884. DOI: 1869

吴义华.利用ADC测量时钟技术的研究[D].合肥: 中国科技大学, 2007.

曹鹏, 王明飞, 费元春.估算高稳时钟抖动的幂律积分下限研究[J].电子学报, 2010, 38(12):2876-2849. DOI: 2876

曹鹏, 费元春.孔径抖动对中频采样系统信噪比影响的研究[J].电子学报, 2004, 32(3):381-383. DOI: 381

吴义华, 杨俊峰, 邓美彩.几种利用ADC采样测量时钟抖动的方法比较[J].电子测量与仪器学报, 2007, 21(2):70-76. DOI: 70

浏览量

下载量

CSCD

文章被引用时，请邮件提醒。

提交

工具集

关联资源

一种低功耗倍频延迟锁相环设计

基于改进RT-DETR的航拍小目标检测算法

低功耗设计的双链电源关断策略的实现与验证

V型沟槽SiC中子探测器的蒙特卡洛分析

面向处理器分支预测单元的Spectre攻击轻量化防御方法