清华大学 微电子学研究所,北京,100084
纸质出版:2021
移动端阅览
李翔宇. 基于去协同的抗硬件木马交换机解析器[J]. 微电子学与计算机, 2021, 38(4): 1-5.
LI Xiang-yu. Hardware trojans resilient switch parser based on destruction of cooperation[J]. 2021, 38(4): 1-5.
设计了一种既支持软件定义网络又能在有硬件木马的情况下正常工作的交换机包解析器.使用以查找表为核心的可重构基本处理单元构成包解析器,同时将输入数据与随机密钥进行异或(去协同变码)后再送入包解析器以破坏包头中潜藏的木马触发指令.采用模板同步变码的方式进行关键字匹配,从而避免原文在模块内部出现.基于该结构实现的L4以太网交换机包解析器,使用40 nm工艺库综合的时钟频率可以达到220 MHz,基本处理单元的面积约为176万门.测试结果表明,该包解析器可以破坏不同类型的木马触发指令.
A switch parser that can not only support software-defined network but also work even with hardware Trojans has been designed. It is composed of reconfigurable process elements of which kernels are lookup tables. The input data are XORed with a random key (Destruction of Cooperation transformation) before being fetched into the parser to destruct the possible argots in the head of packets. The key word match is completed in the approach of transforming the pattern templates at the same time
which avoids appearance of the original data. Synthesized with a 40nm process
the L4 switch parser implemented in this structure achieves up to 220 MHz clock frequency
the area of the PE is about 1760
000 gates. The test results show that the parser can destruct different types of Trojan trigger conditions.
WAKSMAN A, SETHUMADHAVAN S. Silencing hardware backdoors[C]//Proceeding of 2011 IEEE Symposium on Security and Privacy. Berkeley, CA, USA: IEEE, 2011: 49-63. DOI: 10.1109/SP.2011.27.
李唐盛晟. 以太网交换机SoC硬件木马防御模块及TRNG设计与实现[D]. 北京: 清华大学, 2018. LI T S S. Research on hardware Trojans defense module in Ethernet switch SoC and implementation of TRNG design[D]. Beijing: Tsinghua University, 2018.
HAIDER S K, JIN C L, AHMAD M, et al. Advancing the state-of-the-art in hardware Trojans detection[J]. IEEE Transactions on Dependable and Secure Computing, 2019, 16(1): 18-32. DOI: 10.1109/TDSC.2017.2654352.
ZHAO Y, LI X Y, YIN S J. Reconfigurable parser for software defined network L4 Ethernet switch chip[C]//Proceeding of 2019 IEEE International Conference on Integrated Circuits, Technologies and Applications. Chengdu, China: IEEE, 2019: 81-82. DOI: 10.1109/ICTA48799.2019.9012927.
CHAKRABORTY R S, NARASIMHAN S, BHUNIA S. Hardware Trojan: threats and emerging solutions[C]//Proceedings of 2009 IEEE International High Level Design Validation and Test Workshop. San Francisco, USA: IEEE, 2009: 166-171. DOI: 10.1109/HLDVT.2009.5340158.
LOVE E, JIN Y R, MAKRIS Y. Proof-carrying hardware intellectual property: a pathway to trusted module acquisition[J]. IEEE Transactions on Information Forensics and Security, 2012, 7(1): 25-40. DOI: 10.1109/TIFS.2011.2160627.
ZHANG Z M, NJILLA L, KAMHOUA C A, et al. Thwarting security threats from malicious FPGA tools with novel FPGA-oriented moving target defense[J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2019, 27(3): 665-678. DOI: 10.1109/TVLSI.2018.2879878.
0
浏览量
74
下载量
0
CSCD
关联资源
相关文章
相关作者
相关机构
京公网安备11010602201714号