电导调制的相减拓扑可重构多相开关电容DC-DC

康昊鹏; 王霄飞; 金晶

Chinese

您当前的位置：

首页 >

文章列表页 >

电导调制的相减拓扑可重构多相开关电容DC-DC

更新时间：2026-09-04

- 电导调制的相减拓扑可重构多相开关电容DC-DC
- Subtraction topology reconfigurable multiphase switched capacitor DC-DC converter with conductance modulation
- 微电子学与计算机 2021年38卷第7期页码：13-17
- 作者机构：
  
  上海交通大学电子信息与电气工程学院,上海,200240
- 作者简介：
- 基金信息：
  
  国家自然科学基金 61774103
- DOI：
  中图分类号：
- 纸质出版：2021
- 稿件说明：
移动端阅览
康昊鹏, 王霄飞, 金晶. 电导调制的相减拓扑可重构多相开关电容DC-DC[J]. 微电子学与计算机, 2021, 38(7): 13-17.

KANG Haopeng, Wang Xiaofei, Jin Jing. Subtraction topology reconfigurable multiphase switched capacitor DC-DC converter with conductance modulation[J]. 2021, 38(7): 13-17.
康昊鹏, 王霄飞, 金晶. 电导调制的相减拓扑可重构多相开关电容DC-DC[J]. 微电子学与计算机, 2021, 38(7): 13-17. DOI：

KANG Haopeng, Wang Xiaofei, Jin Jing. Subtraction topology reconfigurable multiphase switched capacitor DC-DC converter with conductance modulation[J]. 2021, 38(7): 13-17. DOI：

摘要

提出了相减模式的可重构多相位开关电容DC-DC变换器，实现1/2和2/3两种转换比.在2/3模式下，利用减法拓扑降低了传统串并联架构中的寄生损耗.给出了多相位开关电容DC-DC在脉冲频率调制下的环路小信号模型；提供了开关频率和开关管尺寸在给定负载条件下的最佳选择方案.采用比较器实现了开关管尺寸的自适应调制，进一步提升了效率.仿真结果显示：基于40 nm工艺，该变换器的输入电压为2.2 V，环路带宽达到了20 MHZ，瞬态响应的恢复时间为40 ns；变换器在1/2模式下，达到了85.2%的峰值效率和280 mW/mm的功率密度；在2/3模式下，达到了83.7%的峰值效率和320 mW/mm的功率密度.

Abstract

A subtraction topology of the reconfigurable multiphase switched capacitor DC-DC converter is presented to realize the conversion ratios of 1/2 and 2/3. In 2/3 mode

the parasitic loss of the serial-parallel topology is reduced by the subtraction topology. This paper presents the small signal model of the multiphase switched capacitor DC-DC converter loop under PFM control

which provides the optimal selection scheme for the switching frequency and the size of the transistors at a given load condition. The comparator is adopted to realize the adaptive modulation of the conductance of the transistors to further improve the efficiency. The simulation results show that under 2.2 V input voltage in the TSMC-40nm process

the proposed converter achieves 20 MHz bandwidth. The recovery time of the transient response is 40ns. In 1/2 mode

this converter achieves the peak efficiency of 85.2% and the power density of 280 mW/mm2. In 2/3 mode

the peak efficiency is 83.7% and the power density is 320 mW/mm.

关键词

Keywords

references

SEEMAN M D, SANDERS S R. Analysis and optimization of switched-capacitor DC-DC converters[J]. IEEE Transactions on Power Electronics, 2008, 23(2): 841-851. DOI:10.1109/TPEL.2007.915182.

LU Y, JIANG J M, KI W H. A multiphase switched-capacitor DC-DC converter ring with fast transient response and small ripple[J]. IEEE Journal of Solid-State Circuits, 2017, 52(2): 579-591. DOI:10.1109/JSSC.2016.2617315.

JAIN R, KIM S, VAIDYA V, et al. Conductance modulation techniques in switched-capacitor DC-DC converter for maximum-efficiency tracking and ripple mitigation in 22nm Tri-gate CMOS[C]//Proceedings of the IEEE 2014 Custom Integrated Circuits Conference. San Jose, CA, USA: IEEE, 2014: 1-4. DOI:10.1109/CICC.2014.6946052.

LE H P, SANDERS S R, ALON E. Design techniques for fully integrated switched-capacitor DC-DC converters[J]. IEEE Journal of Solid-State Circuits, 2011, 46(9): 2120-2131. DOI:10.1109/JSSC.2011.2159054.

CHIO U F, WEN K C, SIN S W, et al. An integrated DC-DC converter with segmented frequency modulation and multiphase co-work control for fast transient recovery[J]. IEEE Journal of Solid-State Circuits, 2019, 54(10): 2637-2648. DOI:10.1109/JSSC.2019.2924092.

JIANG J M, LIU X, HUANG C, et al. Subtraction-mode switched-capacitor converters with parasitic loss reduction[J]. IEEE Transactions on Power Electronics, 2020, 35(2): 1200-1204. DOI:10.1109/TPEL.2019.2933623.

方贤朋, 孙业钦, 王兴华. 一种低功耗高效率DC-DC转换器的设计实现[J]. 微电子学与计算机, 2019, 36(12): 69-71. DOI:10.19304/j.cnki.issn1000-7180.2019.12.014. FANG X P, SUN Y Q, WANG X H. A low power high efficienecy DC-DC converter[J]. Microelectronics % Computer, 2019, 36(12): 69-71. DOI:10.19304/j.cnki.issn1000-7180.2019.12.014.

王晖, 张涛, 刘劲. 一种用于Buck型DC-DC电源管理芯片的带隙基准源[J]. 微电子学与计算机, 2020, 37(10): 42-47. DOI:10.19304/j.cnki.issn1000-7180.2020.10.008. WANG H, ZHANG T, LIU J. A bandgap reference source for buck DC-DC power management chip[J]. Microelectronics % Computer, 2020, 37(10): 42-47. DOI:10.19304/j.cnki.issn1000-7180.2020.10.008.

浏览量

下载量

CSCD

文章被引用时，请邮件提醒。

提交

工具集

关联资源

V型沟槽SiC中子探测器的蒙特卡洛分析

基于反向体偏置的高增益稳定性高温运放设计

基于区块链的AI生成内容溯源框架设计研究

基于监控指标关联性的微服务异常检测

大模型发展综述：从BERT到Deepseek的技术演进