应用直接编程接口技术提高片上系统的UVM验证重用性

任传宝; 崔建国; 鲁迎春; 黄正峰; 易茂祥

Chinese

您当前的位置：

首页 >

文章列表页 >

应用直接编程接口技术提高片上系统的UVM验证重用性

更新时间：2026-09-04

- 应用直接编程接口技术提高片上系统的UVM验证重用性
- Using direct programming interface technology to improve the reusability of UVM verification of system on chip
- 微电子学与计算机 2021年38卷第6期页码：20-26
- 作者机构：
  
  合肥工业大学电子科学与应用物理学院,合肥,230009
- 作者简介：
- 基金信息：
  
  国家自然科学基金资助项目 61371025国家自然科学基金资助项目 61874156国家自然科学基金资助项目 61874157国家自然科学基金资助项目 61904001国家自然科学基金资助项目 61904047
- DOI：
  中图分类号：
- 纸质出版：2021
- 稿件说明：
移动端阅览
任传宝, 崔建国, 鲁迎春, 黄正峰, 易茂祥. 应用直接编程接口技术提高片上系统的UVM验证重用性[J]. 微电子学与计算机, 2021, 38(6): 20-26, 32.

REN Chuan-bao, CUI Jian-guo, LU Ying-chun, et al. Using direct programming interface technology to improve the reusability of UVM verification of system on chip[J]. 2021, 38(6): 20-26.
任传宝, 崔建国, 鲁迎春, 黄正峰, 易茂祥. 应用直接编程接口技术提高片上系统的UVM验证重用性[J]. 微电子学与计算机, 2021, 38(6): 20-26, 32. DOI：

REN Chuan-bao, CUI Jian-guo, LU Ying-chun, et al. Using direct programming interface technology to improve the reusability of UVM verification of system on chip[J]. 2021, 38(6): 20-26. DOI：

摘要

提出一种提高片上系统的UVM验证重用性方案，应用直接编程接口技术，实现通用验证方法学和C语言程序的交互通信.该方法不仅降低了通用验证方法学使用的复杂度，而且使得C语言测试用例可以在不同的测试层次中移植重用，例如C测试代码可以从模块级到片上系统级的重用.以SPI控制器验证本方案，搭建其UVM验证平台，编写大量的UVM和C测试用例，使其功能覆盖率达到100%，并通过虚拟处理器方案保证C测试用例从模块级复用到系统级的可行性.实验过程中激励开发简单且调试方便，可以实现UVM环境和测试用例的重用，从而提高片上系统的UVM验证重用性，达到缩短芯片开发时间的目的.

Abstract

This paper proposes a scheme to improve the reusability of UVM verification for system on chip. The direct programming interface (DPI) technology is applied to realize the interactive communication between universal verification methodology and C-language program

which not only reduces the complexity of using universal verification methodology

but also makes C-language test cases portable and reused in different test levels

for example

C-test code can be reused from module level to system on chip level. The SPI controller was used to verify the scheme

the UVM verification platform was built

a large number of UVM and C test cases were written to achieve 100% functional coverage

and the feasibility of C test cases being reused from module level to system level was guaranteedthrough the virtual processor scheme. During the experiment

the incentive development is simple and debugging is convenient. It can realize the reuse of UVM environment and test cases

to improve the reusability of UVM verification of system on chip and shorten the development time of chip.

关键词

Keywords

references

刘梦影, 王芬芬. 基于APB总线的SPI接口设计与实现[J]. 电子与封装, 2018, 18(5): 28-32. DOI: 10.16257/j.cnki.1681-1070.2018.0054. LIU M Y, WANG F F. Design and implement of SPI based on APB[J]. Electronics %Packaging, 2018, 18(5): 28-32. DOI: 10.16257/j.cnki.1681-1070.2018.0054.

SALAH K. A unified UVM architecture for flash-based memory[C]//18th International Workshop on Microprocessor and SOC Test and Verification (MTV). Austin, TX, USA: IEEE, 2017: 1-4. DOI: 10.1109/MTV.2017.10.

倪伟, 袁琳, 王笑天. 基于UVM的I2S验证IP设计[J]. 合肥工业大学学报(自然科学版), 2018, 41(1): 49-54. DOI: 10.3969/j.issn.1003-5060.2018.01.010. NI W, YUAN L, WANG X T. Design of a UVM-based I2S verification IP[J]. Journal of Hefei University of Technology, 2018, 41(1): 49-54. DOI: 10.3969/j.issn.1003-5060.2018.01.010.

Beijing 张强. UVM实战[M]. 北京: 机械工业出版社, 2014: 7-9. DOI: 7 ZHANG Q. UVM of actual combat[M]. Beijing: China Machine Press, 2014: 7-9. DOI: 7

Beijing 钟文枫. SystemVerilog与功能验证[M]. 北京: 机械工业出版社, 2010: 188-200. DOI: 188 ZHANG W F. The art of verification with system verilog[M]. Beijing: China Machine Press, 2010: 188-200. DOI: 188

张明望. 基于UVM的CAN总线控制器的验证方法研究[D]. 西安: 西安电子科技大学, 2018. ZHANG M W. Research on verification method of CAN bus controller based on UVM[D]. Xi'an: Xidian University, 2018.

李璐, 周春良, 冯曦, 等. 基于DPI-C接口的可扩展SOC验证平台[J]. 电子设计工程, 2018, 26(4): 136-140. DOI: 10.14022/j.cnki.dzsjgc.2018.04.029. LI L, ZHOU C L, FENG X, et al. An extensible SOC verification platform based on DPI-C interface[J]. Electronic Design Engineering, 2018, 26(4): 136-140. DOI: 10.14022/j.cnki.dzsjgc.2018.04.029.

杨宇科, 王保成. 基于FPGA和EMIFA的SPI控制器系统设计[J]. 计算机测量与控制, 2019, 27(5): 82-86. DOI: 10.16526/j.cnki.11-4762/tp.2019.05.019. YANG Y K, WANG B C. Design of a SPI controller system based on FPGA and EMIFA[J]. Computer Measurement %Control, 2019, 27(5): 82-86. DOI: 10.16526/j.cnki.11-4762/tp.2019.05.019.

谢峥, 王腾, 雍珊珊, 等. 一种基于UVM面向RISC CPU的可重用功能验证平台[J]. 北京大学学报(自然科学版), 2014, 50(2): 221-227. DOI: 10.13209/j.0479-8023.2014.031. XIE Z, WANG T, YONG S S, et al. A RISC CPU oriented reusable functional verification platform based on UVM[J]. Acta Scientiarum Naturalium Universitatis Pekinensis, 2014, 50(2): 221-227. DOI: 10.13209/j.0479-8023.2014.031.

田茂源. 基于UVM的AMBA协议转换桥验证实现[D]. 西安: 西安电子科技大学, 2014. TIAN M Y. Testbench implementation for AMBA protocol conversionbased on UVM verification methodology[D]. Xi'an: Xidian University, 2014.

AYNSLEY J. SystemVerilog meets C++: re-use of existing C/C++ models just got easier[C]//Design and Verification Conference % Exhibition (DVCon). San Jose, CA: Accellera, 2010: 255-262.

王纪, 冯志华. SoC多语言协同验证平台技术研究[J]. 电子设计工程, 2015, 23(20): 130-133. DOI: 10.14022/j.cnki.dzsjgc.2015.20.042. WANG J, FENG Z H. Research of SoC multi-language co-verification platform technology[J]. Electronic Design Engineering, 2015, 23(20): 130-133. DOI: 10.14022/j.cnki.dzsjgc.2015.20.042.

ERICKSON A. Transaction-level friending: an open-source, standards-based library for connecting TLM models in SystemC and SystemVerilog[C]//Design and Verification Conference % Exhibition (DVCon). San Jose, CA: Accellera, 2013: 321-330.

Beijing 刘斌. 芯片验证漫游指南: 从系统理论到UVM的验证全视界[M]. 北京: 电子工业出版社, 2018: 36-58. DOI: 36 LIU B. Walking guide to SoC verification[M]. Beijing: Publishing House of Electronics Industry, 2018: 36-58. DOI: 36

浏览量

下载量

CSCD

文章被引用时，请邮件提醒。

提交

工具集

关联资源

大模型发展综述：从BERT到Deepseek的技术演进

面向处理器分支预测单元的Spectre攻击轻量化防御方法

一种用于极低压boost系统的高效率电荷泵

低功耗设计的双链电源关断策略的实现与验证

一种基于特征上下文理解与切片分析的肺结核检测算法