陆军炮兵防空兵学院 郑州校区,河南,郑州,450052
纸质出版:2021
移动端阅览
武翠霞, 张培峰, 杨军佳, 常小龙. CMOS神经元电路耦合同步对噪声的抑制作用[J]. 微电子学与计算机, 2021, 38(9): 105-108.
WU Cuxia, ZHANG Peifeng, YANG Junjia, et al. The role of synchronization of CMOS neuronal circuitry in Noise suppression[J]. 2021, 38(9): 105-108.
为了分析神经元电路耦合同步对噪声的抑制作用,构建了COMS神经元电路的耦合网络,借助Hspice工具对噪声干扰环境下神经元电路耦合网络的同步放电行为进行仿真.结果表明:单个神经元电路的放电频率受噪声影响较大,而多个神经元电路耦合同步可以抑制噪声干扰,恢复原有的放电频率.因此,利用多个神经元电路的同步放电行为对输入信号进行编码,能够实现可靠的信息编码.
In order to analyze the effect of neuronal circuit coupling synchronization on noise suppression
a COMS neuronal circuit coupling network was constructed
and the synchronous discharge behavior of neuronal circuit coupling network was simulated by Hspice tool. The results show that the discharge frequency of single neuron circuit is greatly affected by noise
while the coupling synchronization of multiple neuron circuits can suppress noise interference and restore the original discharge frequency. Therefore
the synchronous discharge behavior of multiple neuron circuits can be used to encode the input signal to achieve reliable information coding.
COLZATO L S, STEENBERGEN L, SELLARO R. The effect of gamma-enhancing binaural beats on the control of feature bindings[J]. Experimental Brain Research, 2017, 235(7): 2125-2131. DOI: 2125
DENG X Y, MA Y D, DONG M. A new adaptive filtering method for removing salt and pepper noise based on multilayered PCNN[J]. Pattern Recognition Letters, 2016(79): 8-17. DOI: 10.1016/j.patrec.2016.04.019.
孙宏伟, 陈松, 林福江. 一种可实现STDP机制的CMOS突触和神经元电路设计[J]. 微型机与应用, 2017, 36(18): 43-45. DOI: 10.19358/j.issn.1674-7720.2017.18.013. SUN H W, CHEN S, LIN F J. Design of synapse and silicon neuron CMOS circuit for STDP[J]. Microcomputer % Its Applications, 2017, 36(18): 43-45. DOI: 10.19358/j.issn.1674-7720.2017.18.013.
PALVA S, PALVA J M. The role of local and large-scale neuronal synchronization in human cognition[M]//PALVA S. Multimodal Oscillation-based Connectivity Theory. Cham: Springer, 2016. DOI: 10.1007/978-3-319-32265-0_4.
熊莹, 韩伟华, 张严波, 等. 一种脉冲编码CMOS神经元电路的设计与实现[J]. 电子器件, 2011, 34(3): 286-291. DOI: 10.3969/j.issn.1005-9490.2011.03.013. XIONG Y, HAN W H, ZHANG Y B, et al. A design of pulse coded CMOS Neuron circuit[J]. Chinese Journal of Electron Devices, 2011, 34(3): 286-291. DOI: 10.3969/j.issn.1005-9490.2011.03.013.
秦迎梅. 神经元网络的共振效应--信息的检测与传导[D]. 天津: 天津大学, 2013. QIN Y M. Resonance in neural network: signal detection and propagation[D]. Tianjin: Tianjin University, 2013.
TABAREAU N, SLOTINE J J, PHAM Q C. How synchronization protects from noise[J]. PLoS Computational Biology, 2010, 6(1): e1000637. DOI: 10.1371/journal.pcbi.1000637.
CHEUNG A, VICKERSTAFF R. Finding the way with a noisy brain[J]. PLoS Computational Biology, 2010, 6(11): e1000992. DOI: 10.1371/journal.pcbi.1000992.
DIESMANN M, GEWALTIG M O, ROTTER S, et al. State space analysis of synchronous spiking in cortical neural networks[J]. Neurocomputing, 2011, 38-40: 564-571. DOI: 10.1016/S0925-2312(01)00409-X.
ACCIARITO S, CARDARILLI G C, CRISTINI A, et al. Hardware design of LIF with Latency neuron model with memristive STDP synapses[J]. Integration, 2017(59): 81-89. DOI: 10.1016/j.vlsi.2017.05.006.
叶勇, 亢勇, 景蔚亮, 等. 非易失性突触存储阵列及神经元电路的设计[J]. 微电子学与计算机, 20 17, 34( 1 1): 1-5. DOI: 10. 19304/j.cnki.issn 1000-7 180.20 17. 1 1.00 1. YE Y, KANG Y, JING W L, et al. Design of non-volatile synapse array and neuron circuits[J]. Microelectronics % Computer, 20 17, 34( 1 1): 1-5. DOI: 10. 19304/j.cnki.issn 1000-7 180.20 17. 1 1.00 1.
0
浏览量
15
下载量
0
CSCD
关联资源
相关文章
相关作者
相关机构
京公网安备11010602201714号