This paper discuss the design of timing recovery loop in ALL Digital Receivers.The loop is composed of interpolating filter

prefilter

squring timing-error detector

loop filter and timing control unit.The simulation results show that the squaring timing recovery with prefilter can obviously reduce the timing jitter. The method shows a superior performance and realized in a single chip FPGA

which has been successfully used in All-digitized QAM Receiver.