This paper introduces the counter mode and its calculation step of AES algorithm: According to analyzing the disadvantage of transitional hardware implement of AES algorithm
we bring forward a new method of FPGA implement of AES algorithm which are more efficiency and more suitable for highspeed network. Finally
we give a synthesis result and the comparing between our method and the traditional method.