设计了12bit 10MHz的流水式ADC.整个电路主要由采样保持电路、乘法数模转换电路、子模数转换电路、延时对准电路、数字校正电路、两相不交叠时钟电路六个模块组成.电路采用TSMC 0.18m mixed signal CMOS工艺实现.电路仿真结果表明
流水线ADC的DNL为-0.6832~0.5994LSB
INL为-0.7997~0.7576LSB
SNR为62.140 6dB
ENOB为10.03bit.本文所设计的Pipelined ADC电路性能指标满足系统设计的要求.
Abstract
Based on the multi-channel front-end readout circuit and high-speed high-resolution ADC of high performance PET front-end electron micro system structure
a 12 bit 10 MHz pipeline ADC is designed.The whole circuit consist of S/H circuit
MDAC circuit
Sub_ADC circuit
delay alignment circuit
digital correction circuit
two-phase non-overlap clock circuit.The whole circuit is designed in TSMC 0.18 m mixed signal CMOS technology.Simulation results show that
pipeline ADC has-0.6832/0.5994LSB DNL
-0.7997/0.7576LSB INL
62.1406 dB SNR
and 10.03 bit ENOB.The pipeline ADC presented in this paper satisfy the design requirements of the system.