权衡, 多核处理器运算及核间通讯模块设计研究[D]. 上海: 复旦大学, 2012.

Zibin Dai, Wei Li, Xiaohui Yang, et al. The Research and Implementation of Reconfigurable Processor Architecture for Block Cipher Processing[C]//ICESS. San Francisco, CA: IEEE, 2008: 587-593.

Zhiyi Yu, Kaidi You, Ruijin Xiao, et al. An 800MHz 320mW 16-Core Processor with Message-Passing and Shared-Memory Inter-Core Communication Mechanisms[C]//IEEE Internation Solid-state Grcuits Conference. [s. l. ]: IEEE, 2012: 64-65.

WANGHaixin, BAI Guoqiang, CHEN hongyi. Design of a high performance network security processor[J]. J Tsinghua University (Science % Technology), 2010, 50(1): 13-17. DOI: 13

肖瑞瑾, 多核处理器层次化存储体系结构[D]. 上海: 复旦大学, 2012.

戴乐育, 李伟, 徐金甫, 等. 面向任务级的多核密码处理器数据分配机制[J]. 计算机工程与设计, 2015, 36(1): 65-71. DOI: 65