An input and output rail-to-rail operational amplifier with low offset was introduced. The input and output stages of the circuit adopt compound folded common emitter and base structure which can not only get the input amplitude near to power supply rails but attain a high gain. Class-AB output structure is utilized to accomplish rail-to-rail output. Based on Xiyue corporations 6 μm 40 V standard bipolar process
simulation results of Cadence Spectre demonstrate that the low-frequency gain and unity-gain bandwidth of the proposed circuit are 160 dB and 6.07 MHz respectively. It also shows offset voltage can be reduced to 10% of the traditional circuit with the 20% change of pJFETs threshold voltage in modified middle stage.
关键词
Keywords
references
[5th ed. Beijing] Adel S Sedra, Kenneth C Smith. Microelectronic circuits[M]. 5th ed. Beijing: Publishing House of Electronics Industry, 2006:505-511. DOI: 505
Paul R Gray, Paul JHurst. Analysis and design of analog integrated circuits[M].张晓林, 译.北京: 高等教育出版社, 2005: 397-399.
Hogervorst R, Tero J P, Eschauzier R G H. A compact power-efficient 3V COMS rail-to-rail input/output operational amplifier for VLSI cell libraries [J]. IEEE Solid-State Circuits, 1994(29):1505-1512. DOI: 1505
Xiao Ben, Xiao Ming. Design of CMOS operational amplifier offset voltage reduction[J]. Electronic Sci % Tech, 2015, 20(2):139-142. DOI: 139
Tesch B J, Pratt P M, Bcrania K, et al.14-b 125 MSPS digital-to-analog converter and bandgap voltage reference in 0.5um CMOS[C]//Proc of ISCAA'99. Orlando: IEEE, 1999: 452-255.