ALEXANDER E, LIU Q Y, CARLOS B, et al.A 43-mW MASH 2-2 CTΣΔModulator Attaining 74.4/75.8/76.8dB of SNDR/SNR/DR and 50MHz of BW in 40-nm CMOS[J]. IEEE J. Solid-State Circuits, 2017, 52(2): 448-459. DOI: 448

RUDOLF R, JOHN G, JOACHIM B, et al.A 10MHz Bandwidth, 70dB SNDR Continuous Time Delta-Sigma Modulator With Digitally Improved Reconfigurable Blocker Rejection[J], IEEE J. Solid-State Circuits, 2016, 51(3):660-670. DOI: 660

CHERRY J, SNELGROVE W. Clock jitter and quantizer metastability in continuous-time delta-sigma modulators[J]. IEEE Transactions on Circuits and SystemⅡ:Analog and Digital Signal Processing, 1999, 46(6):661-676. DOI: 661

CHEN Y H, CONG L, CHI LL, et al.A4.5mW CT Self-Coupled ΔΣModulator with 2.2MHz BW and 90.4dB SNDR Using Residual ELD Compensation[C]// IEEE International Solid-State Circuits Conference. San Francisco, 2015: 274-275.

WU S H, KAO T K, LEE Z M, et al.A 160MHz-BW 72dB-DR 40mW Continuous-Time ΔΣ Modulator in 16nm CMOS with Analog ISI-Reduction Technique[C]// IEEE International Solid-State Circuits Conference. San Francisco, 2016: 280-281.

CHERRY J, SNELGROVE W.Excess loop delay in continuous-time delta-sigma modulators[J]. IEEE Transactions on Circuits and System Ⅱ:Analog and Digital Signal Processing, 1999, 46(4):376-389. DOI: 376

ORTMANSM, GERFERS F, MANOLI Y, et al.Influence of finite integrator gain bandwidth on continuous-time sigmadelta modulators[C]//IEEE InternationalSymposium onCircuits and Systems.Bangkok, IEEE, 2003: 925-928.